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Abstract: Pulse forming networks and Marx generators are the classical rectangular waveform pulse generators (PGs). They 
are inflexible and their capacitors must be fully charged to the required voltage from 0V before delivering each high-voltage 
(HV) pulse.  They are only able to generate unipolar pulses; if bipolar pulses are sought another generator fed from a 
negative supply voltage is added. Recently, several power electronics based PGs have been proposed. This paper presents 
an HV power electronics based PG, which is based on Half-Bridge Modular Multilevel Converter (HB-MMC) sub-modules 
(SMs) charged sequentially in a voltage boost mode. Each SM capacitor and main switch form a boost converter with the 
charging input supply and inductor. As a result, all SM capacitors are charged to a voltage greater than the input. During the 
discharging process the SM capacitors are connected in series, producing a rectangular HV pulse across the load. The 
proposed charging method allows a reduction in the converter footprint in comparison with recently proposed MMC 
sequentially charged PG topologies. Although only rectangular pulse waveforms are sought in this paper, a SM capacitor 
voltage balance method allows multilevel pulse generation. The viability of the proposed converter is confirmed by 
MATLAB/Simulink simulation and scaled-down experimentation. 
 
Nomenclature ܥௌெ MMC-SM capacitance (F) ܧ௦ pulse energy (J) ܧ௅ energy delivered to the load (J) ܫ௅  input inductor current (A) ܮ௜ input inductance (H) ܰ number of MMC SMs ݎ௖  charging resistance  ܴ load resistance  ௦ܶ pulse repetition time ௠ܶ MMC-SM main IGBT switch ௫ܶ MMC-SM auxiliary IGBT switch ݐ௅ input inductor energising time (s) ݐ஼ MMC-SM capacitor charging time (s) ݐ௣ positive pulse polarity duration (s) ݐ௡ negative pulse polarity duration (s) ݐ௣௭ zero load voltage duration after +ve pulse (s) ݐ௡௭ zero load voltage duration after -ve pulse (s) ݐ௣௟ widest pulse polarity duration (s) ௦ܸ DC input voltage (V)  ௉ܸ pulse peak voltage (V)  ߚ per unit capacitor remaining voltage after pulse  ߣ voltage boosting factor 
 
1. Introduction 
In most electroporation applications a rectangular 
High Voltage (HV) Pulse Generator (PG) is essential. The 
attractive features of rectangular pulse waveforms are their 
generation simplicity and effective pulse area [1]-[2]. 
Usually, charging a group of capacitors in parallel then 
discharging them in series provides HV pulses between the 
connecting load terminals. This concept is used in classical 
HV PGs such as the Marx generator (MPG), shown in Fig. 
1a, and Pulse Forming Networks (PFNs) shown in Fig. 1b. 
In the MPG the HV pulse is formed when cascaded voltage 
break down of the spark gaps results in connecting (and 
discharging) the charged capacitors in series [3].  
If faster and shorter pulses are required, the charging 
resistances are reduced. The trailing edge nature of the 
generated HV pulse in the MPG is exponential. If near 
rectangular pulses are required, PFNs can be used. The PFN 
is formed of ܰcascaded ܮܥ sections, as illustrated in Fig. 1b, 
connected to an input voltage source  ௦ܸ . After storing the 
energy in the ܮܥ  branches, an HV switch is closed across 
the load (after disconnecting the input supply), such that the 
required pulse voltage is delivered [3]-[7].  
The spark gaps can be replaced by semi-conductor 
switches, forming the so-called solid-state MPG (SMPG). 
Thus, a controllable capacitor charging/discharging 
mechanism is possible. There are several SMPG variations, 
all sharing the original MPG concept of charging (in parallel) 
and discharging (in series) the capacitors [8]-[14]. SMPGs 
alleviate the need to fully discharging the capacitors before 
re-charging them. However, SMPG topologies suffer from 
significant capacitor voltage droop after pulse generation, 
hence droop control mitigation is inevitable [15]. An 
example of an SMPG topology is given in Fig. 1c where 
switches ܵ allow parallel charging of the capacitors while 
switchesܶ allow pulse generation across the load [14]. 
The Marx generator structure is inflexible, while the 
solid state based version lacks modularity as different solid 
state switch ratings are mandatory. The PFN has a fixed HV 
pulse width based on the selectedܮܥ values. 
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c 
Fig. 1.  Traditional PG topologies 
(a) Classical Marx generator, (b) Pulse Forming 
Network, and (c) Solid-state Marx generator. 
 
With the advantage of generating HV pulses from a 
relatively low voltage DC (LV DC) input, several power 
electronics based topologies appear in the literature. In [16], 
a flyback converter is modified by removing the output filter 
capacitor and adding an RCD circuit across the transformer 
primary side. A negative unipolar HV pulse is generated 
across load, with further voltage step up due to the 
transformer turns ratio. In [17] a parallel and series 
combination of flyback converters is utilized for HV pulse 
generation. In [18], an input buck-boost converter feeds a 
stack of LV switch±capacitor units at the output stage. With 
control of the series switches, an HV pulse is impressed 
across the load with controllable݀ݒ ݀ݐ ? . An LV DC source 
followed by a Capacitor-Diode-Voltage Multiplier (CDVM) 
stage is used for HV pulse generation in [19]-[20]. 
Recent topologies exploit the inherited capacitance in 
modular multilevel converter (MMC) sub-modules (SMs), 
in both half and full bridge versions, to generate HV pulses 
[21]-[30]. Such PGs, can generally be divided in two input 
source groups, regardless their structure, namely: HV DC 
fed PGs and LVDC fed PGs. Each offers merits and 
demerits in terms of controllability, voltage stresses across 
the semi-conductor switches, and flexibility of the generated 
pulse waveform shape and polarity, as detailed in [30]. 
The MMC phase-leg, Fig. 2a, fed from HV DC 
supply has been researched [21]-[25]. However, phase-leg 
MMC PGs fed from an HV DC input, ௦ܸ , generally suffer 
from the following limitations: 
 
 
a b 
  
c d 
Fig. 2.  MMC PG topologies 
(a) MMC Phase-leg PGfed from HV DC supply, (b)LV DCsupply MMC fed phase-leg PG, (c) and (d)Sequential charging 
MMC SMs fed from LV DC supply. 
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x Need for an HV DC input, as the MMC cannot 
boost the input voltage. 
x SM capacitor voltage balancing is essential. 
x Large footprint. 
x Generated pulses are bipolar with the default 
connection, however, for unipolar pulses the 
reference point is moved to ground. Thus the 
converter cannot generate both bipolar and bipolar 
pulses without physical power hardware changes.    
 
Several approaches have been introduced to alleviate 
the need of the HV DC input while benefiting from the use 
of MMC SMs.  A boost converter fed from an LV DC 
source followed by a CDVM stage is proposed in [26] such 
that HV DC is obtained, as shown in Fig. 2b. The generated 
HV DC is then applied at the terminals of a phase-leg MMC. 
In [27], a specific number of HB-SMs (according to the 
required pulse peak voltage) are charged sequentially from 
an LV DC input then discharged in series across the load, 
forming unipolar HV pulses, as shown in Fig. 2c. During 
progressive sequential SM charging, the charging SM is 
inserted while the other series SMs are bypassed, whereas, 
the load is bypassed and switches ଵܵ and ܵଶ are turned ON 
and OFF, respectively. During HV pulse generation, all the 
charged SMs are inserted simultaneously and switches ଵܵ and ܵଶ  are turned OFF and ON, respectively, thus, a 
unipolar rectangular HV pulse appears across the load. But 
the charging mechanism is achieved via a relatively high 
charging resistance to limit the charging current. 
Consequently, capacitor charging time is elongated, which 
limits the pulse generation repetition rate and/or the number 
of utilized SMs. In [28], the HB-SMs are replaced with FB-
SMs to allow bipolar HV pulses generation across the load. 
Alternatively, two groups of series connected HB-SMs are 
employed in [29], such that one group is responsible for 
generating the positive pulse polarity and the other generates 
the negative pulse polarity. Charging the HB-SMs in each 
group is possible by using an H-bridge across the LV DC 
supply and the charging resistor as shown in Fig. 2d. In [30], 
the sequential charging is achieved by a series ݎܮ  branch 
which increase the control degree of freedom and allows 
flexible pulse generation.  
The maximum obtained pulse peak-voltage from the 
mentioned sequential charging topologies [27]-[30] is 
limited by the number of SMs,ܰ. If each SM-capacitor is 
charged to ௦ܸ, the pulse peak voltage is ܰ ௦ܸ. As a result, for 
a fixed LV DC input, the only available option to increase 
the pulse voltage is to increase the number of SMs. This 
adversely affects pulse repetition time, as the individual 
SMs are charged sequentially, which increases converter 
footprint. In order to achieve both high voltage gain and 
high repetition rate, with the same or even reduced footprint, 
in comparison with conventional sequential charging PGs, 
this paper introduces a control variable to allow variable HV 
generation. The introduced control variable is gained by 
allowing the individual SMs to operate in a voltage boost 
mode, that is, each SM acts as a boost converter when 
inserted sequentially in series with input dc supply ௦ܸ  and 
the energizing inductor ܮ௜ in Fig. 3a. 
 
a 
 
b 
Fig. 3.  Proposed BMPG 
(a) Converter topology and (b) Modified SM-capacitors 
charging mechanism to avoid capacitor voltage drift in 
generic pulse wave form mode. 
 
 
Although the targeted pulse waveform in this paper is 
rectangular, the proposed PG can operate in a generic pulse 
waveform mode. A new voltage balancing technique is 
introduced to overcome capacitor voltage drift in the generic 
pulse waveform mode, using only one voltage sensor per 
MMC arm. 
Since rectangular pulse waveforms dominate pulse 
power applications, this paper introduces a new compact 
rectangular waveform PG. The proposed PG is able to 
generate the required rectangular pulses with reduced 
footprint in comparison with similar MMC based PGs. The 
main contributions of the proposed voltage boost mode 
pulse generator (BMPG) can be summarized as: 
x HV pulse generation from an LV DC input supply. 
x No capacitor voltage droop mitigation is required. 
x Flexible and controllable rectangular pulse-
waveform generation. 
x Bipolar/unipolar pulse generation. 
x No individual SM voltage sensors. 
x No capacitor voltage drift, with only one voltage 
sensor per arm. 
A
rm
 1
HB
HB
HB
+
-
+
-
+
-
A
rm
 2
HB
HB
HB
+
-
+
-
+
-
VP R
Voltage 
sensor
Voltage 
sensor
+
-
Vs Li
S1
S2
+
-
+
-
VAB
Tx
Tm
CSM
+
-
VSM 
A
B
TxTm State
ON
ON
OFF
OFF
OFF OFF
Bypassed
Inserted
Idled
SM Switching States
<
ȜVs
Measured Arm Voltage
Charging time slots 
for the SMs
AND
Reference 
Voltage (ȜVs) 
SM is ready to Charge
SM voltage is 
below the 
threshold 
Charging 
0
1
­®¯
required
not-required
4 
 
x Extendable to operate in a generic pulse wave 
generation mode by utilizing one voltage sensor per 
arm. 
x Scalability by increasing the number of SMs and/or 
increasing the boost factor. 
However, the proposed BMPG has the following operation 
limitation: 
x Increasing the number of SMs adversely affects the 
pulse repetition rate.  
x Since the pulse generation is software controlled, a 
fast controller is required. 
x The two required voltage sensors for extending 
operation to generic pulse waveform need HV 
isolation and high band width.  
2. BMPG Topology Operation Principle 
The proposed BMPG topology, shown in Fig. 3a, is 
comprised of two series-connected HB-SM arms (Arm1 and 
Arm2) and two series-connected IGBT-diode switches (S1 
and S2). The arrangement of SMs and series IGBT-diode 
switches (S1 and S2) is such that the individual capacitors of 
the upper ܰ  series-connected SMs, Arm1, are charged to ൅ߣ ௦ܸ  through S1 from the LV input supply  ௦ܸ . The 
individual capacitors of the lower ܰ series-connected SMs, 
Arm2, are charged through S2 from the same LV input 
supply ௦ܸ but are charge to a reverse polarity. The reverse 
blocking switches S1 and S2 allow individual SM capacitor 
sequential charging as well as providing a closed loop path 
to energize the input inductor, ܮ௜ , creating a voltage-boost 
mode for SM-capacitor charging. These two switches are 
exposed to a reverse high voltage during pulse generation, 
hence reverse blocking switches (series connected diodes) 
are required [17]. The proposed topology requires no 
voltage sensors for generating HV bipolar rectangular pulses. 
Generation of multilevel pulse waveforms is possible 
assuming identical SM-capacitors. Practically, capacitances 
differ, which will eventually lead to capacitor voltage drift. 
A remedy is to use a voltage sensor across each arm as 
illustrated in Fig. 3a. The measured voltage is compared 
with a reference voltage; a SM capacitor is only re-charged 
if its voltage is below the reference during its allocated 
charging slot, as illustrated in Fig. 3b. 
 
2.1. SM Capacitors Charging and Discharging 
Sequence 
 
In order to generate the required HV pulses across the 
load ܴǡ  in Fig. 4, the following operational sequence 
assumes the SM-capacitors are initially pre-charged: 
x Positive pulse generation: An HV pulse of 
positive polarity is generated across the load ܴ 
for the required time ݐ௣  by simultaneously 
inserting the SM capacitors of Arm1 ( ௫ܶ ON, ௠ܶOFF). Duringݐ௣, denoted stage I in Fig 4, 
Arm2 SMs are bypassed ( ௫ܶ  OFF, ௠ܶ  ON) 
while switches S1 and S2 are both OFF, as 
shown in Fig. 5a. 
x Negative pulse generation: For a negative 
pulse period ݐ௡ , denoted stage III, Fig. 4a, 
negative pulse of peak െܰߣ ௦ܸ is formed across 
the load by inserting Arm2 capacitors, 
bypassing Arm1with switches S1 and S2 OFF, 
as shown in Fig. 5b. 
x Arm1 capacitors voltage re-charge: Individual SM 
capacitors of Arm1 are re-charged, for the next 
positive pulse generation, during ݐ௣௭, denoted stage 
II in Fig 4. In order to produce the voltage boost 
feature, this stage is divided into two sub-stages (II¶ 
and II¶¶).  
i. Sub-stage II¶, Fig. 5c, S1 is turned ON and 
the main switch of a SM in Arm1, ௠ܶ , is 
turned ON (as are other ௠ܶ  in other SMs). 
Accordingly, a current ܫ௅  energizes the input 
inductor ܮ௜ for a pre-specified timeݐ௅.  
ii. Sub-stage II¶¶, shown in Fig. 5d, is when a 
switch ௠ܶis turned OFF and inductor energy 
diverts current into that SM capacitor via the 
WKH60¶VGLRGH LQDQWLSDUDOOHOZLWK ௫ܶ. This 
boost converter action charges the SM 
capacitor for a pre-designed charging 
timeݐ஼.  
 
 
 
Fig. 4. Bipolar HVpulse generation sequence along with 
the SM capacitor voltage profile and the current through, 
and the voltage across, the energizing input inductor. 
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a b 
 
 
c d 
Fig. 5.BMPGequivalent circuit 
(a) During positive pulse generation,(b) During negative pulse generation, (c) During energising ܮ௜ in sub-VWDJHV ,,¶ DQG,9¶, and  (d) During chargingܥௌெ in sub-VWDJHV,,´DQG,9´. 
 
The two sub-stages are repeated on each arm SM and 
Stage II is completed when each SM capacitor in Arm1 is 
charged to a dc voltageߣ ௦ܸ, such that ߣis the voltage boost 
factor. The voltage across the load is zero during this SM 
capacitor charging process. 
x Arm2 capacitors voltage re-charge: similar to stage 
II, stage IV is divided into sub-stages IV¶ and IV¶¶. 
Thus, each SM in Arm2 is used to re-energize the 
inductor in sub-VWDJH,9¶WKHQD60FDSDFLWRULVUH-
FKDUJHGLQ,9´Zero voltage is across the load for ݐ௡௭. 
 
2.2.  Adjusting the Boost factor, ߣ 
 
The inductor voltage, illustrated in Fig. 4, must obey 
the voltage-second balance rule: 
 ௦ܸݐ௅ ൌ ௦ܸሺߣ െ  ?ሻݐ௖ (1) 
 
Re-arranging yields: 
 ݐ௖ݐ௅ ൌ  ?ߣ െ  ? (2) 
 
The software controller determines and assigns the ratio 
between the time of energizing the input inductor,ݐ௅ , and 
the SM capacitor charging time, ݐ௖. For example, if the SM 
capacitors are to be charged to twice the input LVDC 
voltage, then ߣ ൌ  ? whence ݐ௅ ൌ ݐ௖  according to (2). As in 
boost converters, ߣ theoretically can vary between ? ൏ ߣ ൏ ? . But the limiting factors for the available wide range of ߣ 
are dependent on the available supply voltage level, 
switches ratings, and circuit losses. Practically, circuit losses 
tend to limit the maximum boost factor to 5 to 6. 
 
 
 
2.3. Input Inductor and SM-Capacitance Sizing 
 
The minimum inductance is selected to control the 
current ripple of the charging current of the SM capacitors. 
Thus the inductance can be estimated from 
 ܮ௜ ൒ ௦ܸݐ௅ ?ܫ௅  (3) 
The SM footprint/volume of the BMPG topology is 
dominated by SM capacitor size. The main task of the 
capacitors is to provide an energy pool for pulse generation 
operation. After each pulse generation the energy delivered 
to the load must be replenished from the input supply for 
continuous PG operation. The pulse energy ܧ௦ for ܰ SMs is 
 ܧௌ ൌ ܰሾ ?ܥௌெሺߣ ௦ܸሻଶ െ  ?ܥௌெሺߚߣ ௦ܸሻଶሿ 
                     ൌ  ?ܰܥௌெሺߣ ௦ܸሻଶሺ ? െ ߚଶሻ (4) 
where ߚ is the per-unit remaining voltage on each SM after 
pulse delivery. The variable ߚ is a design variable to control 
the SM capacitance, hence physical size. The resistive load 
pulse energy is ܧ௅ ൌ ሺܰߣ ௦ܸሻଶܴ ݐ௣௟ (5) 
 
where ܧ௅  is the energy delivered by the SM capacitors into 
load R during pulse polarity generation and ݐ௣௟ is the widest 
pulse polarity duration. Thence, the SM capacitance is 
 ܥௌெ ൌ  ?ܰݐ௣௟ሺ ? െ ߚଶሻܴ (6) 
The resultant repetition rate of the generated pulses can be 
calculated as  ௦ܶ ൌ ݐ௣ ൅ ݐ௡ ൅  ?ܰሺݐ௅ ൅ ݐ௖ሻ (7) 
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Table 1 BMPG simulation and experiment Specification 
Parameter Simulation Experimental 
LV DC input voltage       ௦ܸ 1 kV 50 V 
Number of SMs/ Arm      ܰ 3 3 
Load resistance                ܴ N  
Input inductance ܮ௜ 600 µH 650 µH 
SM capacitance                ܥௌெ 1 µF 10 µF 
SM charging time            ݐ௖ 5 µs 20 µs 
Pulse duration  ݐ௣௟ 5 µs 20 µs 
pu remaining voltage   ߚ 0.99 
 
3. BMPG Simulation Results 
MATLAB/Simulink simulations are used to assess 
the viability of the proposed BMPG topology, with the 
specifications in Table 1. With three SMs per arm and an 
input voltage of 1 kV, the BMPG is simulated when 
charging each SM capacitor to double the input voltage, that 
isߣ ൌ  ?. Fig. 6a shows the generated bipolar pulses across 
the load while Fig. 6b shows the SM capacitor voltages for 
Arm1. Since the boost factor is 2, each SM-capacitor is 
charged to 2 kV, and the peak of the generated pulse is 6 kV 
with ௦ܶ ൌ  ? ?µs, as shown in Fig. 6a. Fig. 6c shows the input 
inductor current with equal charging and discharging times, ݐ௅ ൌ ݐ௖. 
Forߣ ൌ  ?, the energizing time of the inductor is increased 
such that ݐ௅ ݐ௖ ? ൌ  ? according to (2). Fig. 7a shows the 
output voltage pulse which has a 9kV peak and ௦ܶ ൌ  ? ? ?µs 
repetition time. The SM capacitor charging voltage is three 
times the input supply, 3 kV, as shown in Fig. 7b. The input 
inductor current is shown in Fig. 7c.  
The proposed charging mechanism, illustrated in Fig. 3b, to 
avoid capacitor voltage drift is simulated when the SM 
capacitances are mismatched. With ߣ ൌ  ? and ௦ܸ ൌ  ?kV, the 
positive arm is programmed to generate multilevel pulse 
whereas the negative arm is programmed to generate 
rectangular pulse. The capacitances of the three SMs either 
in the upper or the lower arm are mismatched as follows 
8µF, 10µF and 12µF (viz. ±20% deviation from the nominal 
10µF). Each SM capacitor is expected to fluctuate around 
2kV and the pulse peak-voltage is expected to be 6kV. Fig. 
8a shows the train of the generated pulses before and after 
applying the proposed controlled charging mechanism, 
which uses one voltage measurement transducer per arm. 
The corresponding SM capacitor voltages of the positive 
and negative arms are shown in Fig. 8b and Fig. 8c, 
respectively.  
 
 
 
(a) (b) 
 
(c) 
Fig. 6.  Simulation of HV rectangular pulses generated by BMPG for a boost factor ߣ ൌ  ? 
(a) Voltage pulses, (b) Arm1 SM-capacitor voltages, and (c) Input inductor current 
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a b 
 
c 
Fig. 7.  Simulation of HV rectangular pulses generated by BMPG for a boost factor ߣ ൌ  ? 
(a) Voltage pulses, (b) Arm1 SM-capacitor voltages and (c) Input inductor current 
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b c 
Fig. 8.  Simulation of HV rectangular pulses generated by BMPG for a boost factor ߣ ൌ  ? 
(a) Voltage pulses, (b) Arm1 SM-capacitor voltages, and (c) Arm2 SM-capacitor voltages 
 
 
 
Fig. 9.  Schematic diagram for the experimental set-up 
with 6 MMC-HB SMs. 
 
 
 
 
 
Fig. 10.  BMPG scaled-down proof of concept 
experimental set-up. 
 
 
After activating the proposed charging mechanism, the 
capacitor voltages balance regardless of their capacitance 
difference and the experienced voltage drift is alleviated. 
The simulated capacitance deviation is higher than the 
practical capacitance values deviation (typically 5% for 
plastic types), such that the control algorithm is tested at an 
extreme condition. 
4. BMPG Experimental Results 
The proof of concept scaled-down experimental 
schematic diagram as well as the hardware set-up are shown 
in Fig. 9 and Fig. 10, respectively. The SM IGBT switches 
in Arm1 and Arm2 are STGW30NC60WD, which have 
antiparallel diodes, while the reverse blocking switches S1 
and S2 are Infineon IGW60T120 IGBTs in series with IXYS 
DSEI30-10A diodes. 
The experimental results are shown in Fig. 11 and 
Fig. 12 for boost factors ߣ ൌ 2 and 3, respectively. The 
generated voltage pulses are shown in Fig. 11a and Fig. 12a, 
where for the same input DC voltage, the output voltage is 
doubled and tripled. Thus, the pulse peak voltage forߣ ൌ  ? 
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is ௉ܸ ൌ  ? ? ?V as shown in Fig. 11a, and ௉ܸ ൌ  ? ? ?V in Fig. 
12a, for ߣ ൌ  ?. The repetition rate is reduced in the tripled 
case as more time is required to energize the inductor. ௦ܶ ൌ ? ? ?µs when ߣ ൌ  ? and  ? ? ?µs when ߣ ൌ  ?. For both cases 
the voltages of Arm2 capacitors are shown in Fig. 11b and 
Fig. 12b for ߣ ൌ  ? and ߣ ൌ  ?, respectively. Individual 
capacitor voltages are balanced around 150V.  
Finally, the inductor input current is depicted in Fig. 
11c and Fig. 12c for ߣ ൌ  ? ?,  respectively.  For ߣ ൌ  ?, 
the assigned time for energizing the inductor and charging a 
capacitor are equal, while the energizing time is double the 
capacitor charging time when ߣ ൌ  ?. 
5. Conclusion 
Aiming at addressing the limitations of LVDC fed 
rectangular waveform PGs (both the classical and sequential 
charging MMC topologies), this paper presented a new 
capacitor sequential charging technique. The charging 
technique reduces the converter size by charging each SM 
individually to ߣ ௦ܸ such that ߣ  is a controllable voltage-
boost factor.Then the charged capacitors are inserted in 
series across the load terminals, generating a pulse peak 
ofߣܰ ௦ܸ. Each SM forms a boost converter with the input 
supply and a charging inductor. The BMPG generates 
controllable bipolar rectangular HV pulses for pulsed 
electric field applications. The BMPG can operate in a 
multilevel pulse generation mode which can be used to 
generate different pulse waveform shapes. To avoid 
capacitor voltage drift, a voltage sensor is added across each 
arm and the measured voltage is feedback to the software 
controller which insures capacitor voltage balance. The 
proposed converter utilizes commercially available semi-
conductors. The proposed boost technique was verified by 
simulations and scaled-down experimentation.  
  
(a) (b) 
 
(c) 
Fig. 11.  BMPG experimental results for a boost factor ߣ ൌ  ? 
(a) Voltage pulses, (b) Arm1 SM-capacitor voltages, and (c) Input inductor current. 
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(c) 
Fig. 12.  BMPG experimental results for a boost factor ߣ ൌ  ? 
(a) Voltage pulses, (b) Arm1 SM-capacitor voltages, and (c) Input inductor current. 
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